11:53:57.188
|
|
Running procedure: 6.6.2.2
|
11:53:57.192
|
|
step: 1 - (6.6.2 prologue)
|
11:53:57.192
|
|
- Cycle power to the DUT
|
11:53:57.195
|
|
step: 2 - (6.6.2 prologue)
|
11:53:57.195
|
|
- Issue a RESET_LINK_STATES (0xC0) using link control block 0xC0
|
11:53:57.196
|
--L->
|
master: 1 pri: 1 fcb: 0 fcv: 0 func: RESET_LINK_STATES(0x00) 0xC0 length: 5 dest: 1024 src: 1
|
11:53:57.196
|
--P->
|
05 64 05 C0 00 04 01 00 D7 F7
|
11:53:57.197
|
|
step: 3 - (6.6.2 prologue)
|
11:53:57.197
|
|
- Verify that the DUT responds with a valid link frame
|
11:53:57.197
|
|
- Verify that the frame uses link control block 0x00
|
11:53:57.197
|
<-P--
|
05 64 05 00 01 00 00 04 27 70
|
11:53:57.198
|
<-L--
|
master: 0 pri: 0 fcb: 0 fcv: 0 func: ACK(0x00) 0x00 length: 5 dest: 1 src: 1024
|
11:53:57.199
|
|
step: 4 - (6.6.2 prologue)
|
11:53:57.199
|
|
- Read(0x01) fir: 1 fin: 1 con: 0 uns: 0 seq: 0x00 using link options: { control == 0xF3 }
|
11:53:57.199
|
|
- g60v1, All Objects
|
11:53:57.199
|
--A->
|
Read(0x01) fir: 1 fin: 1 con: 0 uns: 0 seq: 0x00
|
11:53:57.199
|
|
g60v1, All Objects
|
11:53:57.199
|
--T->
|
fir: 1 fin: 1 seq: 0
|
11:53:57.200
|
--L->
|
master: 1 pri: 1 fcb: 1 fcv: 1 func: CONFIRMED_USER_DATA(0x03) 0xF3 length: 11 dest: 1024 src: 1
|
11:53:57.200
|
--P->
|
05 64 0B F3 00 04 01 00 17 D1
|
11:53:57.200
|
|
C0 C0 01 3C 01 06 FF 50
|
11:53:57.201
|
|
step: 5 - (6.6.2 prologue)
|
11:53:57.201
|
|
- Verify that the DUT responds with a valid link frame
|
11:53:57.201
|
|
- Verify that the frame uses link control block 0x00
|
11:53:57.202
|
<-P--
|
05 64 05 00 01 00 00 04 27 70
|
11:53:57.202
|
<-L--
|
master: 0 pri: 0 fcb: 0 fcv: 0 func: ACK(0x00) 0x00 length: 5 dest: 1 src: 1024
|
11:53:57.202
|
|
step: 6 - (6.6.2 prologue)
|
11:53:57.202
|
|
- Read any number of valid responses beginning w/ sequence(0x00) and incrementing by 1 modulo 16
|
11:53:57.209
|
<-P--
|
05 64 FC 44 01 00 00 04 03 D5
|
11:53:57.209
|
|
C0 C0 81 90 00 01 02 01 00 00 00 00 01 01 02 01 E2 97
|
11:53:57.209
|
|
29 00 29 00 01 01 02 01 00 04 00 04 01 01 02 01 2A 19
|
11:53:57.209
|
|
FF FF FF FF 01 1E 02 01 00 00 00 00 01 00 00 1E 69 7E
|
11:53:57.209
|
|
02 01 29 00 29 00 01 00 00 1E 02 01 00 04 00 04 42 79
|
11:53:57.209
|
|
01 00 00 1E 02 01 FF FF FF FF 01 00 00 14 02 01 C6 DB
|
11:53:57.209
|
|
00 00 00 00 01 01 00 14 02 01 29 00 29 00 01 01 C8 85
|
11:53:57.209
|
|
00 14 02 01 00 04 00 04 01 01 00 14 02 01 FF FF 4B 05
|
11:53:57.209
|
|
FF FF 01 01 00 15 02 01 00 00 00 00 01 01 00 15 AE 4A
|
11:53:57.209
|
|
02 01 29 00 29 00 01 01 00 15 02 01 00 04 00 04 C7 27
|
11:53:57.209
|
|
01 01 00 15 02 01 FF FF FF FF 01 01 00 0A 02 00 48 6C
|
11:53:57.209
|
|
00 13 01 01 01 01 01 01 01 01 01 01 01 01 01 01 E8 51
|
11:53:57.209
|
|
01 01 01 01 01 01 28 02 00 00 13 01 00 00 01 00 E3 1F
|
11:53:57.209
|
|
00 01 00 00 01 00 00 01 00 00 01 00 00 01 00 00 9E 0F
|
11:53:57.209
|
|
01 00 00 01 00 00 01 00 00 01 00 00 01 00 00 01 FE 85
|
11:53:57.209
|
|
00 00 01 00 00 01 00 00 01 00 00 01 00 00 01 00 DB 49
|
11:53:57.209
|
|
00 01 00 00 01 00 00 A0 53
|
11:53:57.210
|
<-L--
|
master: 0 pri: 1 fcb: 0 fcv: 0 func: UNCONFIRMED_USER_DATA(0x04) 0x44 length: 252 dest: 1 src: 1024
|
11:53:57.210
|
<-T--
|
fir: 1 fin: 1 seq: 0
|
11:53:57.233
|
<-A--
|
Response(0x81) fir: 1 fin: 1 con: 0 uns: 0 seq: 0x00 IIN(DeviceRestart, NeedTime)
|
11:53:57.233
|
|
g1v2, 2-Byte Start/Stop, start: 0 stop: 0
|
11:53:57.233
|
|
[0] - flags: 0x01
|
11:53:57.233
|
|
g1v2, 2-Byte Start/Stop, start: 41 stop: 41
|
11:53:57.233
|
|
[41] - flags: 0x01
|
11:53:57.233
|
|
g1v2, 2-Byte Start/Stop, start: 1024 stop: 1024
|
11:53:57.233
|
|
[1024] - flags: 0x01
|
11:53:57.233
|
|
g1v2, 2-Byte Start/Stop, start: 65535 stop: 65535
|
11:53:57.233
|
|
[65535] - flags: 0x01
|
11:53:57.233
|
|
g30v2, 2-Byte Start/Stop, start: 0 stop: 0
|
11:53:57.233
|
|
[0] - flags: 0x01 value: 0
|
11:53:57.233
|
|
g30v2, 2-Byte Start/Stop, start: 41 stop: 41
|
11:53:57.233
|
|
[41] - flags: 0x01 value: 0
|
11:53:57.233
|
|
g30v2, 2-Byte Start/Stop, start: 1024 stop: 1024
|
11:53:57.233
|
|
[1024] - flags: 0x01 value: 0
|
11:53:57.233
|
|
g30v2, 2-Byte Start/Stop, start: 65535 stop: 65535
|
11:53:57.233
|
|
[65535] - flags: 0x01 value: 0
|
11:53:57.233
|
|
g20v2, 2-Byte Start/Stop, start: 0 stop: 0
|
11:53:57.233
|
|
[0] - flags: 0x01 count: 1
|
11:53:57.233
|
|
g20v2, 2-Byte Start/Stop, start: 41 stop: 41
|
11:53:57.233
|
|
[41] - flags: 0x01 count: 1
|
11:53:57.233
|
|
g20v2, 2-Byte Start/Stop, start: 1024 stop: 1024
|
11:53:57.233
|
|
[1024] - flags: 0x01 count: 1
|
11:53:57.233
|
|
g20v2, 2-Byte Start/Stop, start: 65535 stop: 65535
|
11:53:57.233
|
|
[65535] - flags: 0x01 count: 1
|
11:53:57.233
|
|
g21v2, 2-Byte Start/Stop, start: 0 stop: 0
|
11:53:57.233
|
|
[0] - flags: 0x01 count: 1
|
11:53:57.233
|
|
g21v2, 2-Byte Start/Stop, start: 41 stop: 41
|
11:53:57.233
|
|
[41] - flags: 0x01 count: 1
|
11:53:57.233
|
|
g21v2, 2-Byte Start/Stop, start: 1024 stop: 1024
|
11:53:57.233
|
|
[1024] - flags: 0x01 count: 1
|
11:53:57.233
|
|
g21v2, 2-Byte Start/Stop, start: 65535 stop: 65535
|
11:53:57.233
|
|
[65535] - flags: 0x01 count: 1
|
11:53:57.233
|
|
g10v2, 1-Byte Start/Stop, start: 0 stop: 19
|
11:53:57.233
|
|
[0] - flags: 0x01
|
11:53:57.233
|
|
[1] - flags: 0x01
|
11:53:57.233
|
|
[2] - flags: 0x01
|
11:53:57.233
|
|
[3] - flags: 0x01
|
11:53:57.233
|
|
[4] - flags: 0x01
|
11:53:57.233
|
|
[5] - flags: 0x01
|
11:53:57.233
|
|
[6] - flags: 0x01
|
11:53:57.233
|
|
[7] - flags: 0x01
|
11:53:57.233
|
|
[8] - flags: 0x01
|
11:53:57.233
|
|
[9] - flags: 0x01
|
11:53:57.233
|
|
[10] - flags: 0x01
|
11:53:57.233
|
|
[11] - flags: 0x01
|
11:53:57.233
|
|
[12] - flags: 0x01
|
11:53:57.233
|
|
[13] - flags: 0x01
|
11:53:57.233
|
|
[14] - flags: 0x01
|
11:53:57.233
|
|
[15] - flags: 0x01
|
11:53:57.233
|
|
[16] - flags: 0x01
|
11:53:57.233
|
|
[17] - flags: 0x01
|
11:53:57.233
|
|
[18] - flags: 0x01
|
11:53:57.233
|
|
[19] - flags: 0x01
|
11:53:57.233
|
|
g40v2, 1-Byte Start/Stop, start: 0 stop: 19
|
11:53:57.233
|
|
[0] - flags: 0x01 value: 0
|
11:53:57.233
|
|
[1] - flags: 0x01 value: 0
|
11:53:57.233
|
|
[2] - flags: 0x01 value: 0
|
11:53:57.233
|
|
[3] - flags: 0x01 value: 0
|
11:53:57.233
|
|
[4] - flags: 0x01 value: 0
|
11:53:57.233
|
|
[5] - flags: 0x01 value: 0
|
11:53:57.233
|
|
[6] - flags: 0x01 value: 0
|
11:53:57.233
|
|
[7] - flags: 0x01 value: 0
|
11:53:57.233
|
|
[8] - flags: 0x01 value: 0
|
11:53:57.233
|
|
[9] - flags: 0x01 value: 0
|
11:53:57.233
|
|
[10] - flags: 0x01 value: 0
|
11:53:57.233
|
|
[11] - flags: 0x01 value: 0
|
11:53:57.233
|
|
[12] - flags: 0x01 value: 0
|
11:53:57.233
|
|
[13] - flags: 0x01 value: 0
|
11:53:57.233
|
|
[14] - flags: 0x01 value: 0
|
11:53:57.233
|
|
[15] - flags: 0x01 value: 0
|
11:53:57.233
|
|
[16] - flags: 0x01 value: 0
|
11:53:57.233
|
|
[17] - flags: 0x01 value: 0
|
11:53:57.233
|
|
[18] - flags: 0x01 value: 0
|
11:53:57.233
|
|
[19] - flags: 0x01 value: 0
|
11:53:57.235
|
|
steps: 1 to 3
|
11:53:57.235
|
|
- Prepare a READ request for Class 0 data (Object 60 Variation 1) using Qualifier Code 0x06 and a link control block of 0xD3
|
11:53:57.235
|
|
- Modify the frame so the control field contains the correct settings of the DIR, PRM, FCB and FCV fields, but has an invalid function code 0xD5
|
11:53:57.235
|
|
- Alter the CRC of the data link layer header so the CRC is correct for the invalid control field
|
11:53:57.235
|
|
- Send the request
|
11:53:57.235
|
--L->
|
master: 1 pri: 1 fcb: 0 fcv: 0 func: Unknown(0xD5) 0xC5 length: 11 dest: 1024 src: 1
|
11:53:57.236
|
--P->
|
05 64 0B C5 00 04 01 00 CC A9
|
11:53:57.236
|
|
C0 C0 01 3C 01 06 FF 50
|
11:53:57.236
|
|
step: 4
|
11:53:57.236
|
|
- Wait for 3000 milliseconds
|
11:54:00.237
|
|
step: 5
|
11:54:00.237
|
|
- Expect link layer timeout or List( - Verify that the frame uses link control block 0x01)
|
11:54:01.238
|
|
frame receive timeout
|
11:54:01.239
|
|
step: 6
|
11:54:01.239
|
|
- Verify that no link layer frames are received
|
11:54:02.239
|
|
frame receive timeout
|
11:54:02.241
|
|
steps: 1 to 3
|
11:54:02.241
|
|
- Prepare a READ request for Class 0 data (Object 60 Variation 1) using Qualifier Code 0x06 and a link control block of 0xD3
|
11:54:02.241
|
|
- Modify the frame so the control field contains the correct settings of the DIR, PRM, FCB and FCV fields, but has an invalid function code 0xAA
|
11:54:02.241
|
|
- Alter the CRC of the data link layer header so the CRC is correct for the invalid control field
|
11:54:02.241
|
|
- Send the request
|
11:54:02.241
|
--L->
|
master: 1 pri: 1 fcb: 0 fcv: 0 func: Unknown(0xAA) 0xCA length: 11 dest: 1024 src: 1
|
11:54:02.241
|
--P->
|
05 64 0B CA 00 04 01 00 97 15
|
11:54:02.241
|
|
C0 C0 01 3C 01 06 FF 50
|
11:54:02.242
|
|
step: 4
|
11:54:02.242
|
|
- Wait for 3000 milliseconds
|
11:54:05.242
|
|
step: 5
|
11:54:05.242
|
|
- Expect link layer timeout or List( - Verify that the frame uses link control block 0x01)
|
11:54:06.243
|
|
frame receive timeout
|
11:54:06.244
|
|
step: 6
|
11:54:06.244
|
|
- Verify that no link layer frames are received
|
11:54:07.244
|
|
frame receive timeout
|
11:54:07.244
|
|
Passed procedure: 6.6.2.2
|